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Introduction
We illustrate the use of semiconductor optical amplifiers (SOAs) in signal processing by describing a photonic firewall that has been developed as part of the European FP6 project WISDOM [1] . An initial screening of incoming packets is performed using a novel logic circuit that requires only three gates for any length of target pattern [2] . Here we demonstrate experimentally the recognition and location of 16-bit port numbers in a 32-byte packet header.
Operating principle
The complete pattern matching system (Fig. 1) holds data in an n-bit storage loop to permit interaction between adjacent bits without the need for an unfeasibly short feedback loop [3] . A segment of input data {a 1 …a n } is selected as the search field by switching it into the storage loop. The loop repeats the data segment into N output frames, where N is the number of bits in the target binary pattern being sought. The low-speed target pattern is generated at the rate of one bit per frame and is compared to the repeated high-speed data using an XNOR gate that gives a high-speed true output when its inputs are equal. Thus, during the first frame, the XNOR gate gives a binary output vector, Y 1 , that is true for all the data bits a i that match the first bit of the target, b 1 :
(1) An initialising pulse opens an AND gate to allow the first frame of Y to enter a second recirculating loop n+1 bit periods long. This loop includes a regenerator to suppress noise accumulation.
During the second frame, the XNOR gate compares all the a i with the second bit of the target and, because the recirculating loop is one bit period longer than the storage loop, the results of this comparison are aligned at the AND gate with the first frame, Y 1 , with a 1-bit relative delay. The output of the AND gate, Y 2 , now becomes:
After each circulation, the data in the recirculating loop is gated with the results of the comparison of the a i with the next target bit, until after N circulations the output, Y N , is given by:
A true bit in the final frame, therefore, indicates an occurrence of the complete target pattern in the data. Because the output pulse is aligned with the final bit of the target pattern, it also indicates the position of the target in the data segment and could be used for synchronisation purposes. The system can search for targets of any length with the same number of gates, though to avoid contention the processing time should not exceed the total packet length. The three gates were hybrid-integrated Mach-Zehnder interferometers with SOAs in each arm (Fig. 2) [4] . "Push" and "pull" inputs enabled differential operation. The XNOR gate had an extra input to enable the target pattern to invert the output of the interferometer by inducing a phase change in one arm. The storage loop was simulated using a repeated 256-bit data pattern at 42.6Gbit/s which was searched for a 16 bit port number (25). The clock was a 42.6GHz train of 2ps pulses. Additional fibre-tailed components set the minimum loop length, and hence frame length, to 144.23ns (24 x 256-bit data). This frame was repeated 16 times. Target patterns and initial pulse were generated with a bit period equal to the frame length. At the end of the recognition process, the CW probe to the regenerator was interrupted for a frame to clear the loop. The system was tested with a set of packet headers, each of which had a port address to be assessed against the target address. Each successive frame of the output (Fig. 3) showed matches in the data to the sequence of target bits so far presented. When the port number was present in the data, a pulse appeared in the final frame aligned with the last bit of the target. The contrast of the output pulses was >10dB. Further photonic integration should substantially reduce the latency and allow the length of the recirculating loop to fit the data segment being searched.
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Conclusions
An all-optical pattern recognition system that both identifies and locates occurrences of a port number in a data segment has been demonstrated at 42.6Gbit/s. The system requires only three gates for any length of target and is suitable for recognition and synchronisation tasks in packet-based optical transmission systems.
